


FIG. 3 WRITE **ADDRESS** READ Register R0...R7 Register R0...R7 138 118 -Program Counter Program Counter 136 1 Condition Code 120 -Condition Code 2 -134 122 -3 Break Point Stop -132 SCU Access Pointer 124 -4 Wait -112 Semaphore Vector Up Vector 126 -5 -109 Down Vector RESERVED 6 128 --110 Master Clock Control Register Time 44 130






FIG. 6

		RESOURCE	SAGE - Pr	cessor Logic	or System	Memory				
PIPELINE Stage #	STAGE Description	Instruction Fetch Logic	ROM or 2 Port Main RAM	Instruction Decode Logic	Register RAM (3 port)	Address Mode Logic	ALU	Peripheral Adaptor Logic	Branch /Wait Logic	Register Write Logic
	Instruction									
0	Fetch	Used	Read						ļ	
	Instruction Decode			Used						
2	Register Reads		<u> </u>		Read				<u> </u>	
3	Address Modes				/	Used	<u> </u>			
4	ALU Operation						Used		ļ	
5	Memory or I/O Cycle		Read or Write					Read or Write		
6	Branch/Wait								Used	
	Register Write				Write	<u> </u>	<u> </u>]	<u> </u>	Used
	5			56	•					




FIG.8

<u>Instr.</u>	Description	Available Address Modes
add and bc bic bis bix bra inp ior jsr Id mov outp rol st sub thrd	2's complement add bitwise and conditional branch bit clear bit set bit change unconditional branch read input port bitwise inclusive or jump to subroutine load from RAM move immediate write output port bitwise rotate left store to RAM 2's complement subtract get thread number	register, immediate register, immediate PC relative immediate immediate immediate immediate PC relative immediate register, immediate register indirect, absolute base displacement, absolut immediate immediate register, immediate register, immediate register, immediate register, immediate pase displacement, absolut register
xor	bitwise exclusive or	register, immediate

FIG. 9

140	142	143	
Address Mode	Description	1-Word	2-Word
register	Rn	yes	no
register indirect	*Rn	yes	no
base displacement	*(Rn+K)	yes	yes
PC relative	*(PC+K)	yes	yes
absolute	*K	no	yes
immediate	K	some	some